First Demonstration of Computing-in-Memory cell based on 1T-1MFMIS FeFET Featuring 2.3 V Large MW and Multi-bit Retention > 10 years

  • Chen, Simin; 
  • Wang, Zewei; 
  • Ju, Gijun; 
  • Han, Jaehoon; 
  • Kim, Younghyun
Citations

SCOPUS

0

초록

Computing-in-Memory (CiM) is a promising solution to the von Neumann "memory wall,"yet its realization has been limited by the narrow memory windows (MWs) of conventional devices, restricting reliable multi-level operation. In this work, we present the first demonstration of a CiM cell based on a 1T-1MFMIS FeFET structure, where an AOS FET is employed as the write transistor and an MFMIS FeFET serves as the read transistor. By engineering the area ratio between the a-IGZO channel and ferroelectric capacitor, we achieve a wide MW of 2.3 V, enabling robust multi-level program/erase operation. The device further exhibits endurance beyond 10 cycles, extrapolated retention over 10 years, and stable multi-bit states for over 1000 seconds. These results overcome longstanding erase and MW challenges in oxide-semiconductor FeFETs and highlight the potential of 1T-1MFMIS FeFETs for next-generation CiM applications. © 2026 IEEE.

키워드

2T0C DRAM; CiM; Ferroelectric; MFMIS FeFET; Oxide semiconductor
제목
First Demonstration of Computing-in-Memory cell based on 1T-1MFMIS FeFET Featuring 2.3 V Large MW and Multi-bit Retention > 10 years
저자
Chen, Simin; Wang, Zewei; Ju, Gijun; Han, Jaehoon; Kim, Younghyun
DOI
10.1109/EDTM65772.2026.11497328
발행일
2026-05
유형
Conference paper
저널명
10th IEEE Electron Devices Technology and Manufacturing Conference: Emerging Semiconductor Devices and Manufacturing Technologies, EDTM 2026