Heterogeneous 3D Sequential CFET with Ge (110) Nanosheet p-FET on Si (100) bulk n-FET by Direct Wafer Bonding

  • Kim, Seong Kwang; 
  • Lim, Hyeong-Rak; 
  • Jeong, Jaejoong; 
  • Lee, Seung Woo; 
  • Kim, Joon Pyo; 
  • ... Kim, Younghyun; 
  • 외 8명
Citations

WEB OF SCIENCE

20
Citations

SCOPUS

21

초록

In this work, we demonstrated 3D sequential complementary field-effect-transistor (CFET) by direct wafer bonding (DWB) technique and a low-temperature process for monolithic 3D (M3D) integration using a high-performance top Ge (110)/<110> channel on bottom Si CMOS. Here, the maximum thermal budget was up to 400 degrees C during the fabrication of top Ge FET, allowing high-performance heterogenous Ge/Si CFET without damage to bottom Si FETs. Furthermore, we systematically investigated the mobility enhancement to channel orientation in thin Ge (110) nanosheet channel pFET. Low effective hole mass along <110> direction on Ge (110), which was calculated by the k center dot p method, provided record high mobility of approximately 400 cm(2)/V center dot s (corresponds to 743 cm(2)/V center dot s when normalized by footprint) among the reported Ge pFET with similar channel thicknesses at room temperature.

제목
Heterogeneous 3D Sequential CFET with Ge (110) Nanosheet p-FET on Si (100) bulk n-FET by Direct Wafer Bonding
저자
Kim, Seong Kwang; Lim, Hyeong-Rak; Jeong, Jaejoong; Lee, Seung Woo; Kim, Joon Pyo; Jeong, Jaeyoung; Kim, Bong Ho; Ahn, Seung-Yeop; Park, Youngkeun; Geum, Dae-Myoung; Kim, Younghyun; Baek, Yongku; Cho, Byung Jin; Kim, Sang Hyeon
DOI
10.1109/IEDM45625.2022.10019551
발행일
2022-12
유형
Proceedings Paper
저널명
2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM
권
2022-December
페이지
2011 ~ 2014